This paper proposes an analytical inductance extraction model for characterizing min/max values of typical on-chip global interconnect structures, and a corresponding delay metric that can be used to provide RLC delay prediction from physical geometries. The model extraction and analysis is efficient enough to be used within optimization and physical design exploration loops. The analytical min/max inductance approximations also provide insight into the effects caused by inductances.
Introduction
As integrated circuit and system technologies continue to evolve, the delays associated with global interconnects have an increasingly dominant impact on the overall performance. With higher clocking frequencies and longer global interconnects to span the larger chip dimensions [1] [4] , interconnects are sometimes designed and optimized such that inductance effects become evident [2] . The inclusion of inductance in the timing analyses, however, can be a substantial problem for the overall design flows and methodologies. This difficulty is mainly because of the complexity associated with modeling inductance on an IC, which unlike capacitance that is solved via pattern matching, requires characterization via a field solver such as Fasthenry [3] . While significant progress has been made in speeding up field solvers such as Fasthenry, these solutions are impractical for use in an optimization loop or as part of a routing metric for early phase design planning. Since the global interconnects can have a dominant impact on the overall performance, it is imperative that metrics and models are available to assess the global RLC interconnect paths as early in the design flow as the architecture exploration process.
During the early phases of design, there is generally not even enough physical information to build a precise inductance model. Exact locations of the ground returns and densities and lengths of neighboring wires may not be available when assessment of the global interconnects is required. For this reason we would like to have a simple inductance extraction model, which when provided with the physical information that is available, could predict the minimum and maximum inductance that might result once the physical design is completed. Along with this min/max model we would like to have a delay metric that could be used to guide the optimization of the routing, insertion of repeaters, or changes in the overall foreplay.
In this paper, we propose an analytical inductance extraction model for characterizing min/max values of typical on-chip global interconnect structures. We further describe a delay metric that can be used in cooperation with these models to provide RLC delay prediction from physical geometries with efficiency that is sufficient for inclusion within optimization and physical design exploration loops.
Background and motivation
The most accurate way of analyzing inductive effects in complex structures is the partial inductance method [5] . To begin, the complex wiring structures are broken into simple segments. Since inductance is defined only for closed loops, partial inductances can be visualized as the inductance of a conductor segment as it forms a loop with infinity. That is, the return current path for the inductance is assumed to close at infinity, as shown in Fi g.1
Partial inductances are best analyzed in terms of the normalized magnetic vector potential drop along a conductor segment due to current in that, or another segment. Consider two conductor segments, and , with a current in segment . The partial self inductance along the segment is given by (1) where is the magnetic vector potential along segment due to the current in segment , which has a cross section . The partial mutual inductance , which relates the induced voltage drop along segment due to a change in the current along segment , is given by a similar expression (2) In (2) , is the magnetic vector potential along segment due to the current in segment and segment has a cross section . The magnetic vector potential is defined as
✝This work was performed when Yi-Chang Lu was at Monterey Design Systems Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Under some assumptions, such as uniform current distribution, there exist closed form expressions for partial self and mutual inductances for certain types of geometries [6] . For example, for a rectangular conductor, the partial self inductance is given by (4) where is the width, is the thickness, and is the length of the conductor. Similarly, the mutual inductance between two equal length parallel conductors is given by (5) where is the distance between the conductors. By using these types of expressions and also considering the resistance and capacitance, an equivalent RLC circuit can be constructed which then can be analyzed using circuit simulation techniques.
Since the return current paths are not known a priori, in theory, the entire power distribution network has to be analyzed which requires solving and manipulating very large matrices. Simply discarding coupling terms to simplify the partial inductance matrix can violate conservation of flux, and lead to an unstable equivalent circuit model [14] . Although there have been recent proposals for sparsifying a partial inductance matrix in a stable manner [14] [15] [16] [17] [18] , it remains impractical to use the large partial inductance matrices during the early phases of design exploration when the physical geometry information is only approximate.
An alternative for approximating the inductive effects is to use the loop inductance model. If the (dc) return path is known or can be estimated, then the entire loop can be modeled with a loop inductance. For example, consider the circuit shown in Fig. 2 , which can be a part of a complex circuit. Let us assume that the structure shown in Fig. 2a has no dc connection to the surrounding portions of the circuit. The equivalent circuit obtained from the partial inductance approach is shown in Fig. 2b . Although this subcircuit is isolated at dc, there may be capacitive and inductive couplings to other elements. In the loop inductance model, these couplings are either neglected or their effects are approximately incorporated such that the equivalent circuit shown in Fig. 2c is obtained. The loop inductance is given by (6) where and are the partial self inductances of the wires and is the partial mutual inductance. The concept of using loop inductances greatly reduces the computational complexity in simulation time, when the number of wires in the system increases. Therefore, the only practical option for including the impact of inductance during design optimization is via a loop inductance approximation.
In addition to its efficiency, the loop inductance model is especially suitable for well-designed IC structures [19] [20] . For example, the clock nets may be shielded by routing power/ground wires next to them. Shielding is usually done for two reasons: to control the coupling capacitance to other nets, and to lower the inductance. For such a design the inductance can be modeled very easily using loop inductance since the shields provide the majority of the return path at the frequencies of interest. Even with shielding, however, it has to be noted the return path mechanism in on-chip nets is more complicated than that shown in Fig. 2 . Because of the capacitive coupling between the wires, the current return happens everywhere along the wire. It is, however, obvious that this mechanism actually lowers the loop inductance and therefore our model given in Fig. 2 provides an upper bound for the loop inductance.
The loop inductance approach, as mentioned above, uses a series resistance-inductance combination to model the loop. Therefore, this model ignores the frequency-dependency of the resistance and inductance due to skin effect [21] [22] . However, a very simple calculation reveals that the interconnections in today's chips, as well as those in the near future, will not have significant skin effect when the frequency is lower than several gigahertz, as shown in Table 1 . Also note that as far as inductance is concerned, the dc solution bounds all frequencies. On the other hand, the effective resistance increases with the frequency. Hence the dc resistance may be inaccurate and a larger value can be used. Although there is not too much accuracy loss, there is a very big advantage for using frequency-independent resistance and inductance models. With simple resistance and inductance, the on-chip nets can be modeled as RLC trees. And as it will be explained later, the RLC trees can be analyzed very efficiently using simple moment based delay metrics.
Objectives
In this work, we propose a methodology to estimate the minimum and maximum values for the loop inductance estimates without having to know the actual return paths. By doing this we consider the complete range of return path locations. The minimum and maximum values are actually bounds for on-chip structures with well-designed return paths. These inductance values can then be used in RLC tree modeling of on-chip nets for delay calculation. Later in this paper, we also propose an efficient testing method for the importance of inductance. In this section, we explain the RLC tree modeling of on-chip nets.
Consider the net topology shown in Fig. 3 . which connects the pins A, B, and C. Each interconnect section is replaced with the required number of RLC pi models. For demonstration purposes, only one segment is used for each wire section in Fig. 3 . The calculation of resistance values is straightforward. The capacitance values can be obtained either from an efficient capacitance extractor [8] or closed form expressions [7] . This paper concentrates on the calculation of inductance values. For other recent work on the on-chip inductance modeling and extraction, the readers are referred to [9] [10] [11] [12] [13] . In the next sections, we will present estimates for the minimum and maximum bounds for the inductance values.
Minimal Possible Inductance Value
It is well known that the loop inductance value is minimized when the return path is at the closest possible location. This is also obvious from (6): The minimum loop inductance occurs when the mutual inductance is maximum. There are, of course, limitations on the minimum value of the spacing because of the processing considerations. Considering these, it can be claimed that for the net given in Fig. 3 , the minimum inductance is obtained if return paths are provided at the nearest possible location, as shown in Fig. 4 . Even in this case some of the current may return from other parts of the power/ground network due to resistivity, especially at low frequencies. As the frequency increases, the current return is primarily located at the closest possible power/ground wire. There- Fig. 2. (a) physical wires (b) wires under circuit models (c) loop inductance equivalent Fig. 4 .
We also assume symmetrical shielding: same spacing on the both sides of the signal wire, and same width for both ground wires.
Under these assumptions we now consider a segment of the tree with its shielding wires, as shown in Fi g.5a. In the same figure the equivalent circuit to be used to find the loop inductance is also shown (Fig. 5c ). It can be easily shown that the loop inductance in this case is given by (7) where is the partial self inductance of the wire, is the partial mutual inductance between the signal wire and the ground wires, is the partial self inductance of the ground wires, and is the partial mutual inductance between the ground wires. Using (4), (5) and (7), the loop inductance can be expressed as a function of five parameters, (8) where is the width of the signal wire, is width of the ground wires, is the spacing between the signal wire and either of the ground wires, is the length of the three wire structure, and is the thickness of the wires as shown in Fig.5(b) .
By noting that thickness is a per layer constant parameter, and remembering that our goal is to find the loop inductance for a given signal wire width and length, we need the minimize the loop inductance with constraints on the spacing between wires and the width of the ground wires:
where and are the minimum spacing and width rules. Since we have a multivariable cost function, it can be solved using Lagrange multipliers: (10) where the derivatives can be obtained using (4), (5) , and (7), (11) Solving these equations, the optimal values for and for the minimum loop inductance are obtained as 
-------------------------------------------+ =
If this solution does not yield a valid value, should be used.
As expected, the minimum loop inductance occurs when the spacing between the signal wire and ground wires is minimum. On the other hand, the optimal width of the ground wires is a function of all other parameters. To illustrate this, the dependency of the loop inductance on the ground wire width is plotted in Fig. 7 for different layers for a specific technology. By inserting the optimal values of and in (7) and by noting that and are constant per layer parameters, the minimum loop inductance can be characterized as a function of two parameters:
and .
The exact expression of the loop inductance is a complex function and involves several logarithm and multiplication operations which can be costly inside the optimization loops. To simplify the number of floating point operations required to evaluate this expression, the minimum loop inductance can be pre-characterized as a function of width and length. This can be done either using look-up tables or simple polynomial approximations. Then, during the RLC construction the inductance value is obtained by simply evaluating these simple functions or looking at the tables by using only the width and the length of the wire that is being considered. Note that there is no search for the return paths, or closest stripe, or rail locations in the proposed approach.
Maximal Possible Inductance Value
An absolute upper bound for the loop inductance is obtained by assuming a return path at infinity with infinite width. In this case the loop inductance is equivalent to the partial self inductance of the wire,
by letting the self inductance of the return path and the mutual inductance become zero in (6) . Obviously this estimate is too pessimistic.
A more realistic scenario is to set the return paths to the power rails (or stripes). This is the case for designs in which no shielding is employed. At low frequencies, the current distribution is solely determined by the resistivity. However, at high frequencies, when the inductance actually matters, the current always takes the tightest return path. Therefore, to find the maximum loop inductance, we can use the three-wire system used in the previous section, but replace the nearby shields with the closest power rails or stripes. In this case the maximum loop inductance occurs when the signal wire is placed in the middle of two rails. If the distance between two rails (or stripes) is , the spacing between the signal wire and ground wires becomes (15) For the width of the ground wires, the default rail (or stripe) width can be used. Then similar to the approach explained for the minimum inductance case, the maximum loop inductance can be characterized as a function of wire width and wire length.
Effect of inductance on delay
In the previous sections, we have constructed simple models for inductance. But these simple inductance estimates are useless without equally efficient and simple delay metrics. Several delay models have been proposed for RLC interconnect in the past few years [23] [24] [25] . We next explain a moment-based delay metric which, we believe, can be used together efficiently with the simple inductance models.
The Elmore delay is widely used for various applications that require a delay performance metric, but most notably as a step response delay metric for RC trees. More recently it was shown that the Elmore delay is an absolute upper bound on the ramp response delay of RC trees [28] . It is recognized, however, that the Elmore delay, the first moment of the impulse response, does not include the inductance for RLC trees. The second and all subsequent moments are functions of inductance. Therefore, higher order delay models, such as asymptotic waveform evaluation (AWE) [26] , have to be used to observe the effect of inductance. Despite its efficiency, even using AWE can be too costly in terms of CPU time in the inner most loop of an optimizer. In this work, we propose to test the importance of the inductance by using central moments of the impulse response for an RLC tree. In the following we outline the methodology.
The moments of an impulse response, , is defined as
The moments are related to the transfer function, , which is the Laplace transform of , as: (17) In RLC trees, the moments can be calculated very efficiently using the path tracing algorithm. The first moment is the Elmore delay, and in RLC trees it is independent from the inductance values.
We next define the central moments. The central moments, like moments, are also borrowed from the probability theory to be used in delay characterization [27] . The second and central moments are expressed in terms of circuit moments as follows:
The central moments have geometrical interpretations. The second central moment, , is the variance of the impulse response function and it measures the spread of the curve from the center. The third central moment,
, is the measure of the skewness of the function. For RC trees, and are always positive [28] . For RLC trees, they are measures of the type of the damping. Next we will explain the relations between and , and inductance in a small RLC circuit. Note that we use this simple RLC model only to demonstrate the properties of the central moments.
Consider the simple RLC circuit shown in Fig. 6 . The transfer function at the output node is given by (19) The first few moments are calculated as (20) The second and third central moments are obtained as Fig. 6 . A simple RLC circuit to be used to demonstrate how the central moments behave as a function of inductance.
As seen from (21), both and are positive and maximum when inductance is zero and they monotonically decrease as the inductance increases. They become zero at some close values( and which is actually indication of underdamping of the step response. A detailed explanation of central moments and their relation with inductance can be found in [27] .
Let us now consider two cases: An RLC tree and the same tree with zeroed inductance values. Also let us represent the corresponding circuit quantities with the superscripts RLC and RC. Comparing the second and third central moments provide a very strong indication about the effects of the inductance for the specific tree:
• and means inductance is not an issue for the tree which is being analyzed.
• or means the net has severe inductive effects such as overshooting.
• All other cases mean the step response is overdamped but the delay is affected by the inductance. As a summary, by looking at the values of the second and third central moments we can decide on the importance of the inductance and use a suitable delay model. For instance, if inductance is an issue, a higher order delay model, such as AWE, should be used. Otherwise, Elmore delay or any other efficient delay models developed for RC type circuits can be used.
Results
We first compare the loop inductance values obtained analytically with the results obtained from Fasthenry. The circuit shown in Fig. 5 is used for this comparison. For analytical approximations, eqns. (4), (5) , and (7) are used. The thickness and width numbers are taken from TSMC quarter micron technology [29] . As seen from Table 2 , the results match very well.
Importantly, our analytical model can be used to quickly estimate the loop inductance or changes in loop inductance as a function of wire sizes and spacings. As a demonstration, in Fig. 7 , we show the loop inductance dependency on the width of the return wires for different layers of the TSMC 0.25um technology. The results in Fig. 7 correspond to the minimum loop inductance calculation described in Section 4. In Fig. 8 , we display the loop inductance behavior as a function of the spacing between the signal and ground wires. Once again, these results are for the minimum loop inductance configuration described in Section4.
To demonstrate a complete analysis which includes extracting the parameters and estimating the delay via our proposed metric, we consider a 1 mm long interconnect which is divided into 10 RLC segments. The width and thickness of the wire are 0.5 and 0.58 microns, respectively. The resistance per square is 0.065 ohms and the capacitance per unit length is 0.00024 picofarads per microns. The line is excited with a step input voltage source with a 10 ohms source resistance and is terminated with a 25 femtofarad capacitive load. The minimum loop inductance model was calculated as 0.26 nanohenries for this 1 mm long wire. The maximum loop inductance estimate was 0.98 nanohenries assuming a 10 microns separation between the rails. The absolute maximum inductance value is the partial self inductance of the wire, which for this example had a value of 1.61nH. The second and third order central moments were calculated for this range of inductance values, and the results are summarized in Table 3 . The step response delays for these cases were also analyzed with a second order AWE approximation, and are also included in the table. The Elmore delay value is 0.0215 nanoseconds, and since it is invariant to inductance it is the same for all the cases. The corresponding output waveforms are plotted in Fig. 9 .
Comparing the central moments from the table with the waveforms in Fig. 9 , it is apparent that the second and third central moments are very good indicators of the inductance. When the minimum inductance model is used, the delay is changed very little compared to the RC case. The central moments accurately predict that the inductance effect is not significant in this case. Small changes in the central moments compared to RC case imply that the Elmore delay can still be used as the delay metric. As seen from the waveforms, the change in the slope is also small for the minimum inductance case.
In contrast, when only the partial self inductance value (last column) is used, both the second and third central moments become negative. Although the delay in this case is closer to the Elmore delay, use of the Elmore delay metric is no longer reliable since the waveshape is non-monotonic, and the slope is not easily measured.
The negative values for the second and third central moments clearly indicate the underdamped response shown in Fig. 9 .
Conclusions
We have shown new analytical models for estimating the minimum and maximum loop inductance for on-chip RLC interconnect signal paths. By avoiding the need for a field solver, and providing an equally efficient delay measure in terms of central moments of the RLC model, this work can be used for performance estimation and design optimization during the early phases of design. 
